Distinguished Speaker Series LuncheonFebruary 28, 2007

The semiconductor industry's shift from its traditional focus on computing (PCs) toward consumer electronics is prompting chipmakers to evaluate their existing business models and value proposition. Digital convergence has changed the way consumers demand feature-rich converged consumer devices, and the increasing number of multimedia content and services available through them across various platforms, including handhelds, digital TV and networking. The focus on consumer products coupled with rising design and process costs make it difficult for traditional fabless start-ups to compete, much less survive in this environment.

This luncheon will bring together a panel to share viewpoints and observations and discuss the evolution of fabless IC start-ups. Where will the established model go?

"Evolution of the Fabless IC Business Model"
Wednesday, February 28, 2007
11:30 a.m. - 2:00 p.m.
Santa Clara Convention Center
Santa Clara, CA
Add to Outlook CalendarAdd to my Outlook Calendar
FEATURED PANEL

Moderator: Charles DiLisio, President & Senior Advisor, D-Side Advisors

 

Panelists:

  • Bill Adamec, Director, Semiconductor Technology, Microsoft
  • Robert Blake, Vice President of Product Planning, Altera Corporation
  • Mark Gogolewski, CTO, Denali Software
  • Jack Harding, Chairman, President and CEO, eSilicon Corporation
  • Chris Malachowsky, Fellow, Co-Founder & EVP of Engineering & Operations, NVIDIA
Why Attend

This panel will explore different viewpoints and observations and discuss the evolution of the fabless business model.

The panel will explore:

  • What is the next evolution of the fabless business model? 
  • Should chipmakers put their design energy in IP and move away from commodity hardware?
  • Could we see the evolution of fabless and "hardware-less" design houses, which provide only software IP?
  • And much more.
Who Should Attend
  • Electronics companies and chip makers trying to find ways to deliver ever more complex chip designs, on-time and with-in targeted costs.
  • Any chipmakers looking at ways to better leverage IP to manage increased challenges and contemplating what extent chipmakers should focus on IP.
  • Suppliers to the industry.
  • Later stage venture-backed private companies, VCs, private equity and corporate investors.
  • CXO-level executives driving the strategic decisions for their company.
Pricing
FSA Members: $75
Non-members: $125
Sponsors
KPMG
Cadence Design Systems, Inc. SAP True Circuits DesignCon 2009 TSMC MagnaChip